

DS12887A Real Time Clock

FEATURES

- Drop-in replacement for IBM AT computer clock/ calendar
- Pin compatible with the MC146818B and DS1287A
- Totally nonvolatile with over 10 years of operation in the absence of power
- Self-contained subsystem includes lithium, quartz, and support circuitry
- Counts seconds, minutes, hours, days, day of the week, date, month, and year with leap year compensation valid up to 2100
- · Binary or BCD representation of time, calendar, and alarm
- 12- or 24-hour clock with AM and PM in 12-hour mode
- Daylight Savings Time option
- · Selectable between Motorola and Intel bus timing
- Multiplex bus for pin efficiency
- Interfaced with software as 128 RAM locations
- 14 bytes of clock and control registers - 114 bytes of general purpose RAM
- · Programmable square wave output signal
- Bus-compatible interrupt signals (IRQ)
- Three interrupts are separately software-maskable and testable
- Time-of-day alarm once/second to once/day
 Periodic rates from 122 μs to 500 ms
 End of clock update cycle

DESCRIPTION

The DS12887A Real Time Clock plus RAM is designed to be a direct replacement for the DS1287A. The DS12887A is identical in form, fit, and function to the DS1287A, and has an additional 64 bytes of general purpose RAM. Access to this additional RAM space is determined by the logic level presented on AD6 during the address portion of an access cycle. The RCLR pin is used to clear (set to logic 1) all 114 bytes of general purpose RAM but does not affect the RAM associated with

PIN ASSIGNMENT

мот	1	\bigcirc	24	V _{CC}
NC	2		23	SQW
NC	3		22	NC
AD0	4		21	RCLR
AD1	5		20	NC
AD2	6		19	IRQ
AD3	7		18	RESET
AD4	8		17	DS
AD5	9		16	NC
AD6	10		15	R/W
AD7	11		14	AS
GND	12		13	CS

24-PIN ENCAPSULATED PACKAGE

PIN DESCRIPTION


AD0–AD7	-	Multiplexed Address/Data Bus
NC	-	No Connection
MOT	-	Bus Type Selection
CS	-	Chip Select
AS	_	Address Strobe
R/W	-	Read/Write Input
DS	-	Data Strobe
RESET	-	Reset Input
IRQ	-	Interrupt Request Output
SQW	-	Square Wave Output
V _{CC}	_	+5 Volt Supply
RCLR	_	RAM Clear
GND	_	Ground

the real time clock. In order to clear the RAM, RCLR must be forced to an input logic "0" (-0.3 to +0.8 volts) during battery back–up mode when V_{CC} is not applied. The RCLR function is designed to be used via human interface (shorting to ground manually or by switch) and not to be driven with external buffers. All other operation, description and specification is identical to the DS12887.

DS12887A

DESCRIPTION

DS12887A REAL TIME CLOCK PLUS RAM



022798 2/2

K IN. MM 0.015 0.38 0.021 0.53