Course»Course 6»Fall 2010»6.301»Homepage

6.301  Solid-State Circuits

Fall 2010

home page image

Instructors: James K Roberge, Taylor W Barton

TAs: Christopher B Buenrostro, Margaret K Delano, William R Sanchez, Eugene Kuznetsov, Zhen Li

Lecture:  TR11-12  (36-156)
Recitation:  WF2,3  (34-304)      

Information: 

Analysis and design of transistor circuits, based directly on the semiconductor physics and transistor circuit models developed in 6.012. High-frequency and low-frequency design calculations and simulation of multistage transistor circuits. Trans-linear circuits. The charge-control model. Introduction to operational-amplifier design and application. Some previous laboratory experience assumed. 4 Engineering Design Points.

Introduction

6.301 is analog circuit analysis and design. We cover the tools and methods necessary for the creative design of useful circuits using active devices. The class stresses insight and intuition, applied to the design of transistor circuits and the estimation of their performance. We concentrate on circuits using the bipolar junction transistor, but the techniques that we study can be equally applied to circuits using JFETs, MOSFETs, MESFETs, future exotic devices, or even vacuum tubes.

Course Content

Transistor circuits from the single-transistor common-emitter amplifier to op amps, multipliers, references, and high speed logic. High-frequency analysis and design techniques. Open-circuit time constants, op amps, transimpedance amps, translinear circuits, bandgap references, and the charge control model.

Circuit examples from commerical products including the uA733 video amp, the LM172 AGC AM IF strip, the uA741 internally compensated op amp, the LM101 externally compensated op amp, the LM118 high-speed op amp, the LF155 jfet op amp, the OP07 low-offset op amp, the TL081 jfet op amp, the LM108 super-beta op amp, the 7805 voltage regulator, the LH0091 RMS-to-DC converter, the LM1496 multiplier, the AD532 multiplier, and many others.

Datasheets shamelessly stolen from National Semiconductor, Analog Devices, and Texas Instruments.

Laboratory

You will have two or three laboratory projects during the term. You will analyze, build, and test several circuits of your own design. We believe real laboratory experience is extremely important for truly learning the art of design. Some previous laboratory work (the use of function generators and oscilloscopes) is assumed.

References

  1. Kent H. Lundberg. Become One with the Transistor

    . Unpublished, 2005. (Required.)

  2. Robert A. Pease. Troubleshooting Analog Circuits. Butterworth-Heinemann, Boston, 1991. (Strongly recommended.)

  3. Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, and Robert G. Meyer. Analysis and Design of Analog Integrated Circuits (fourth edition). Wiley, New York, 2001. (Strongly recommended.)

  4. Alan B. Grebene. Bipolar and MOS Analog Integrated Circuit Design. Wiley, New York, 1984. (Recommended, now in inexpensive paperback.)

  5. Paul E. Gray and Campbell L. Searle. Electronic Principles: Physics, Models, and Circuits. Wiley, New York, 1969. (Out of print, but still suggested.)

Announcements

No Solutions for Sample Finals

Hi everyone,

A number of you have requested solutions for the posted sample finals. Unfortunately, there are no formal solutions available. We provided solutions to half of each of the exams during the review session on Friday. If you have questions on the problems not covered, feel free to email us.

Thanks

Announced on 12 December 2010  4:41  p.m. by William R Sanchez

Office hours Sun 12/12 at 3pm

There's enough interest, so I'll hold some additional office hours this afternoon at 3:30 pm. Please come to the regular recitation room on the 3rd floor -- I'll leave a note if we change locations.

Announced on 12 December 2010  11:03  a.m. by Eugene Kuznetsov

FInal Exam -- Entrance to duPont Gymnasium from Mass Ave

Hi all,

The Final Exams is scheduled for Tuesday (12/14) at 1:30 PM.
Be sure to enter the duPont Gymnasium building from the 120 Massachusetts Avenue entrance, rather than from the old back entrance that was accessible from the Daper facility.

This is a link to the directions http://web.mit.edu/registrar/classrooms/exams/finals/index.html

http://web.mit.edu/registrar/classrooms/exams/rooms/dupont.html

Announced on 10 December 2010  8:11  a.m. by William R Sanchez

PS9 solutions posted

Announced on 08 December 2010  6:45  p.m. by William R Sanchez

6.301 Final Exam Review Session: 12/10 1-3pm, 32-124

Announced on 06 December 2010  12:27  p.m. by William R Sanchez

View archived announcements