This thesis is the design and implementation of a time domain digital
logic simulator. Designed to be simple enough for classroom use, it
still has sufficient flexibility to provide fairly detailed
simulations. A user can create arbitrarily complex circuits using
existing components, or add special custom elements written in the C
language, for arbitrarily complex individual components.
